

Europäisches Parentamt

European Patent Office

Office européen des brevets



EP 0 730 356 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

04.09.1996 Bulletin 1996/36

(51) Int. Cl.⁶: **H04L 1/00**

(11)

(21) Application number: 96108491.0

(22) Date of filing: 19.01.1993

(84) Designated Contracting States:
AT BE CH DE DK ES FR GB GR IE IT LI LU MC NL
PT SE

(30) Priority: 16.01.1992 US 822164

(62) Application number of the earlier application in accordance with Art. 76 EPC: 93903541.6

(71) Applicant: QUALCOMM INCORPORATED San Diego, California 92121 (US)

(72) Inventors:

 Padovani, Roberto San Diego, CA 92130 (US)

- Tiedemann, Edward, G., Jr. San Diego, CA 92122 (US)
- Weaver, Lindsay, A., Jr. Boulder, CO 80303 (US)
- Butler, Brian, K.
 Cardiff, CA 92007 (US)
- (74) Representative: O'Sullivan, Gearoid Patrick et al Tomkins & Co.,
 5 Dartmouth Road
 Dublin 6 (IE)


Remarks:

This application was filed on 28 - 05 - 1996 as a divisional application to the application mentioned under INID code 62.

(54) Communication system and method for transmitting data of different types

(57) The invention relates to a communication system in which transmission takes place according to a format which permits different types of data to be combined and transmitted within a single transmission. The novel feature is that the communication system transmits variable length frames of data in packets, and that a data combining and transmission sub-system (14, 16, 18, 20) is provided so that when a frame of data does not require a complete packet for transmission, the data

combining sub-system combines the frame of data with additional data to provide a complete packet. The data combining sub-system comprises input means for receiving the frame of data and the additional data and for combining the frame of data and the additional data to provide a complete packet responsive to a control signal, and control means for providing the control signal.



EP 0 730 356 A2



Description

10

15

45

50

BACKGROUND OF THE INVENTION

I. Field of the Invention

The present application relates to the organization of data for transmission. More particularly, the present invention relates to a novel and improved method and apparatus for formatting vocoder data, non-vocoder data and signaling data for transmission.

II. Description of the Related Art

In the field of digital communications various arrangements of digital data for transmission are used. The data bits are organized according to commonly used formats for transfer over the communication medium.

It is therefore an object of the present invention to provide a data format which facilitates the communication of various types of data, and data of various rates, to be communicated in a structured form.

US-A-4,291,409 discloses a method and apparatus employing spread spectrum techniques in a wide bandwidth communications system. A plurality of transmitting stations are each equipped to provide a transmission signal representing a pseudo-random coded, phase modulated, message signal. The transmission signal is directed through a bandwidth which encompasses otherwise dedicated, relatively narrow bandwidth repeater channels, employed in connection with a communications satellite, to a generally fixed receiver station. At the receiving station, the incoming signal is (a) code acquired and tracked, (b) carrier acquired and tracked, (c) phase locked to the receiver local oscillator and (d) coherently demodulated to extract the desired data. The receiving station advantageously employs plural receiving elements each having a pseudo-random sequence code matched filter which significantly reduces code acquisition time by obviating the necessity of exhaustively correlating the incoming signal with a replica of the pseudo-random code word at the receiver station.

EP-A2-0 412 583 discloses a time division multiple access (TDMA) communication device controller, which controls all signaling, synchronization and supervisory functions. In one embodiment, the invention operates to control a remote communication device having a vocoder and buffering means. The remote communication device is enabled to operate as a dispatch, full duplex or a combination dispatch/full duplex communication device. In another embodiment, a primary station (repeater) is controlled to operate as a single frequency repeater (SFR) or as a multi-frequency TDMA repeater. A communication channel is divided into time sub-slots which may be allocated to different users. The number of sub-slots allocated to a given user depends on the quality of speech required by the user. At the beginning of a call the user selects the required quality of speech. For the duration of the call the speech is encoded at that fixed rate. The encoded speech is provided to a buffer. The buffer is capable of holding enough encoded data to fill a time sub-slot. As soon as the buffer is filled the data is entered into the sub-slot for transmission. If the user wants to provide speech and digital data, this need is specified prior to transmission. The communication system then provides enough sub-slots to carry the fixed rate speech data and also provides additional sub-slots to carry the fixed rate digital data. When the call is completed the caller is billed in accordance with the number of sub-slots used.

WO 91/07030 discloses a distributed synchronization method for a wireless fast packet communication system. The distributed synchronization method, according to the invention, provides for the combination of both voice and data in a single switch using a common packet structure. It allows for the dynamic synchronization of packets. This includes not only bandwidth within the voice or data areas of the frame, but also between the voice and data portions.

The method includes generating a set of tail bits for being appended to data in a frame.

SUMMARY OF THE INVENTION

The present invention is a novel and improved method and system for formatting digital data for communication over a transmission medium.

In communication systems it is important to utilize a data format which permits a full communication of data between users. In a communication system, such as a code division multiple access (CDMA) communication system, in which it is desirable to communicate various types of data, and at various rates, a data format must be selected which permits maximum flexibility within a predefined structure. Furthermore to maximize resources it is desirable to permit a sharing of the format to permit different types of data to be organized together. In such situations it is necessary to structure the data in a manner in which it may be readily extracted according to the corresponding type and rate.

A method and apparatus is provided for arranging various types of data, and at various rates, into a uniquely structured format for transmission. Data is provided as vocoder data or different types of non-vocoder data. The data is organized into frames of a predetermined time duration for transmission. The data frames are organized, depending on the data, to be at one of several data rates. Vocoder data is provided at one of several data rates and is organized in



the frame according to a predetermined format. Frames may be formatted with a sharing of vocoder data with non-vocoder data to be at a highest frame data rate. Non-vocoder data may be organized so as to also be at a highest frame rate. Additional control data may be provided within the data frames to support various aspects of the transmission and recovery upon reception.

- The invention in its widest aspect is set forth in Claims 1 and 9 written with regard to EP-A2-0 412 583 as nearest prior art.

BRIEF DESCRIPTION OF THE DRAWINGS

10

15

20

25

30

35

The features, objects, and advantages of the present invention will become more apparent from the detailed description set forth below when taken in conjunction with the drawings in which like reference characters identify correspondingly throughout and wherein:

Figure 1 is a block diagram illustrating an exemplary embodiment for a transmitter portion of a transceiver;

Figures 2a - 2h are a series of diagrams illustrating frame data formats for the various data rates, types and modes;

Figure 3 is a diagram illustrating an exemplary circuit implementation of the CRC and Tail Bit generator of Figure 1;

Figures 4a - 4e is a flow chart of the formatting of frames of data;

Figures 5a - 5d illustrate in a series of charts the ordering of code symbols in the interleaver array for transmission data rates of 9.6, 4.8, 2.4 and 1.2 kbps, respectively;

Figures 6a - 6c is a chart illustrating the Walsh symbol corresponding to each encoder symbol group;

Figure 7 is a block diagram illustrating the long code generator of Figure 1;

Figures 8a - 8c are a series of diagrams illustrating long code masks for the various channel type; and

Figure 9 is a graph illustrating the frequency response of the digital filters of Figure 1.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to the drawings, Figure 1 illustrates an exemplary embodiment of a transmit portion 10 of a CDMA mobile station transceiver or PCN handset. In a CDMA cellular communication system a forward CDMA channel is used to transmit information from a cell base station to the mobile station. Conversely a reverse CDMA channel is used to transmit information from the mobile station to the cell base station. The communication of signals from the mobile station may be characterized in the form of an access channel or a traffic channel communication. The access channel is used for short signaling messages such as call originations, responses to pages, and registrations. The traffic channel is used to communicate (1) primary traffic, typically includes user speech, or (2) secondary traffic, typically user data, or (3) signaling traffic, such as command and control signals, or (4) a combination of primary traffic and secondary traffic or (5) a combination of primary traffic and signaling traffic.

Transmit portion 10 enables data to be transmitted on the reverse CDMA channel at data rates of 9.6 kbps, 4.8 kbps, 2.4 kbps or 1.2 kbps. Transmissions on the reverse traffic channel may be at any of these data rates while transmissions on the access channel are at the 4.8 kbps data rate. The transmission duty cycle on the reverse traffic channel will vary with the transmission data rate. Specifically, the transmission duty cycle for each rate is provided in Table I. As the duty cycle for transmission varies proportionately with the data rate, the actual burst transmission rate is fixed at 28,800 code symbols per second. Since six code symbols are modulated as one of 64 Walsh symbols for transmission, the Walsh symbol transmission rate shall be fixed at 4800 Walsh symbols per second which results in a fixed Walsh chip rate of 307.2 kcps.

All data that is transmitted on the reverse CDMA channel is convolutional encoded, block interleaved, modulated by 64-ary modulation, and direct-sequence PN spread prior to transmission. Table I further defines the relationships and rates for data and symbols for the various transmission rates on the reverse traffic channel. The numerology is identical for the access channel except that the transmission rate is fixed at 4.8 kbps, and the duty cycle is 100%. As described later herein each bit transmitted on the reverse CDMA channel is convolutional encoded using a rate 1/3 code. Therefore, the code symbol rate is always three times the data rate. The rate of the direct-sequence spreading functions shall be fixed at 1.2288 MHz, so that each Walsh chip is spread by precisely four PN chips.



15

20

40

45



TABLE I

Bit Rate (kbps)	9.6	4.8	2.4	1.2
PN Chip Rate (Mcps)	1.2288	1.2288	1.2288	1.2288
Code Rate (bits/code symbol)	1/3	1/3	1/3	1/3
TX Duty Cycle (%)	100.0	50.0	25.0	12.5
Code Symbol Rate (sps)	28,800	28,800	28,800	28,800
Modulation (code symbol/Walsh symbol)	6	6	6	6
Walsh Symbol Rate (sps)	4800	4800	4800	4800
Walsh Chip; Rate (kcps)	307.20	307.20	307.20	307.20
Walsh Symbol (µs)	208.33	208.33	208.33	208.33
PN Chips/Code Symbol	42.67	42.67	42.67	42.67
PN Chips/Walsh Symbol	256	256	256	256
PN Chips/Walsh Chip	4	4	4	4

Transmit portion 10, when functioning in mode in which primary traffic is present, communicates acoustical signals, such as speech and/or background noise, as digital signals over the transmission medium. To facilitate the digital communication of acoustical signals, these signals are sampled and digitized by well known techniques. For example, in Figure 1, sound is converted by microphone 12 to an analog signal which is then converted to a digital signal by codec 14. Codec 14 typically performs an analog to digital conversion process using a standard 8 bit/µlaw format. In the alternative, the analog signal may be directly converted to digital form in a uniform pulse code modulation (PCM) format. In an exemplary embodiment codec 14 uses an 8 kHz sampling and provides an output of 8 bit samples at the sampling rate so as to realize a 64 kbps data rate.

The 8-bit samples are output from codec 14 to vocoder 16 where a µlaw/uniform code conversion process is performed. In vocoder 16, the samples are organized into frames of input data wherein each frame is comprised of a predetermined number of samples. In a preferred implementation of vocoder 16 each frame is comprised of 160 samples or of 20 msec. of speech at the 8 kHz sampling rate. It should be understood that other sampling rates and frame sizes may be used. Each frame of speech samples is variable rate encoded by vocoder 16 with the resultant parameter data formatted into a corresponding data packet. The vocoder data packets are then output to microprocessor 18 and associated circuitry for transmission formatting. Microprocessor 18 generically includes program instructions contained with a program instruction memory, a data memory, and appropriate interface and related circuitry as is known in the art.

A preferred implementation of vocoder 16 utilizes a form of the Code Excited Linear Predictive (CELP) coding techniques so as to provide a variable rate in coded speech data. A Linear Predictive Coder (LPC) analysis is performed upon a constant number of samples, and the pitch and codebook searches are performed on varying numbers of samples depending upon the transmission rate. A variable rate vocoder of this type is described in further detail in WO 92/22891.

Vocoder 16 may be implemented in an application specific integrated circuit (ASIC) or in a digital signal processor. In the variable rate vocoder just mentioned, the speech analysis frames are 20 msec. in length, implying that the extracted parameters are output to microprocessor 18 in a burst 50 times per second. Furthermore the rate of data output is varied from roughly 8 kbps to 4 kbps to 2 kbps, and to 1 kbps.

At full rate, also referred to as rate 1, data transmission between the vocoder and the microprocessor is at an 8.55 kbps rate. For the full rate data the parameters are encoded for each frame and represented by 160 bits. The full rate data frame also includes a parity check of 11 bits thus resulting in a full rate frame being comprised of a total of 171 bits. In the full rate data frame, the transmission rate between the vocoder and the microprocessor absent the parity check bits would be 8 kbps.

At half rate, also referred to as rate 1/2, data transmission between the vocoder and the microprocessor is at a 4 kbps rate with the parameters encoded for each frame using 80 bits. At quarter rate, also referred to as rate 1/4, data transmission between the vocoder and the microprocessor is at a 2 kbps rate with the parameters encoded for each frame using 40 bits. At eighth rate, also referred to as rate 1/8, data transmission between the vocoder and the microprocessor is slightly less than a 1 kbps rate with the parameters encoded for each frame using 16 bits.



In addition, no information may be sent in a frame between the vocoder and the microprocessor. This frame type, referred to as a blank frame, may be used for signaling or other non-vocoder data.

The vocoder data packets are then output to microprocessor 18 and CRC and Tail Bit generator 20 for completing the transmission formatting. Microprocessor 18 receives packets of parameter data every 20 msec. along with a rate indication for the rate the frame of speech samples was encoded. Microprocessor 18 also receives, if present, an input of secondary traffic data for output to generator 20. Microprocessor 18 also internally generates signaling data for output to generator 20. Data whether it is primary traffic, secondary traffic or signaling traffic matter, if present, is output from microprocessor 18 to generator 20 every 20 msec. frame.

Generator 20 generates and appends at the end of all full and half rate frames a set of parity check bits or cyclic redundancy check bits (CRC Bits) which are used at the receiver as a frame quality indicator. For a full rate frame, regardless of whether the data is a full rate primary, secondary or signaling traffic, or a combination of half rate primary and secondary traffic, or a combination of half rate primary and signaling traffic, generator 20 preferably generates a set of CRC Bits according to a first polynomial. For a half rate data frame, generator 20 also generates a set of CRC Bits preferably according to a second polynomial. Generator 20 further generates for all frame rates a set of Encoder Tail Bits which follow the CRC bits, if present, or data if CRC bits are not present, at the end of the frame. Further details of the operation on microprocessor 18 and generator 20 are provided later herein with reference to Figures 3 and 4.

Reverse traffic channel frames provided from generator 20 at the 9.6 kbps rate are 192 bits in length and span the 20 msec. frame. These frames consist of a single Mixed Mode Bit, auxiliary format bits if present, message bits, a 12-bit frame quality indicator (CRC), and 8 Encoder Tail Bits as shown in Figures 2a - 2e. The Mixed Mode Bit shall be set to '0' during any frame in which the message bits are primary traffic information only. When the Mixed Mode Bit is '0', the frame shall consist of the Mixed Mode Bit, 171 Primary Traffic bits, 12 CRC Bits, and 8 Encoder Tail Bits.

The Mixed Mode Bit is set to '1' for frames containing secondary or signaling traffic. In these instances the first bit following the Mixed Mode Bit is a Burst Format Bit which specifies whether the frame is in a "blank-and-burst" or a "dimand-burst" format. A "blank-and-burst" operation is one in which the entire frame is used for secondary or signaling traffic while a "dim-and-burst" operation is one in which the primary traffic shares the frame with either secondary or signaling traffic. If the Burst Format Bit is a '0', the frame is of the "dim and burst format", and if a '1' the frame is of the "blank and burst format".

The second bit following the Mixed Mode Bit is a Traffic Type Bit. The Traffic Type Bit is used to specify whether the frame contains secondary or signaling traffic. If the Traffic Type Bit is a '0', the frame contains signaling traffic, and if a '1', the frame contains secondary traffic. Figures 2b - through 2e illustrate the Burst Format Bit and the Traffic Type Bit.

When the Burst Format Bit is '0' denoting dim-and-burst, the two bits following the Traffic Type Bit are Traffic Mode Bits. These bits indicate the number of bits that are used for primary traffic information and the number of bits that shall be used for either signaling or secondary traffic information within that frame. For a default mode, only the Traffic Mode '00' is defined with all other traffic modes reserved for other bit type and numbers. Referring to Figures 2b and 2c, in the exemplary and preferred embodiment, 80 bits are used for primary traffic (half rate vocoder data packet) while 86 and 87 bits are respectively used for signaling and secondary traffic.

In frames where there is signaling traffic present the first bit of the frame's signaling portion is a Start of Message (SOM) Bit. The SOM Bit is a '1' if a reverse traffic channel message (signaling message) begins at the following bit. Generally the first bit of a reverse traffic channel message does not begin anywhere else in the frame other than following the SOM Bit. However should the frame contain part of a message that began in a previous frame the SOM Bit is a '0' the following bit is part of the message but it is not the first bit of the complete message.

In the preferred implementation only primary traffic is transmitted in frames at the 4.8 kbps, 2.4 kbps, and 1.2 kbps rates. Mixed mode operation is generally not be supported at rates other than the 9.6 kbps rate, although it may be readily configured to do so. The frame formats for these particular rates are shown in Figures 2f - 2h. For the 4.8 kbps rate, the frame is 96 bits in length with the bits spaced over the 20 msec. time period of the frame as described later herein. The 4.8 kbps rate frame contains 80 primary traffic bits, an,8-bit frame quality indicator (CRC), and 8 Encoder Tail Bits. For the 2.4 kbps rate, the frame is 48 bits in length with the bits spaced over the 20 msec. time period of the frame as also described later herein. The 2.4 kbps rate frame contains 40 primary traffic bits and 8 Encoder Tail Bits. For the 1.2 kbps rate, the frame is 24 bits in length with the bits spaced over the 20 msec. time period of the frame as also described later herein. The 1.2 kbps rate frame contains 16 primary traffic bits and 8 encoder tail bits.

In a preferred embodiment the access channel data is generated by microprocessor 18 for transmission at a rate of 4.8 kbps. As such the data is prepared in a manner identical to that of 4.8 kbps frame format data, such as encoding, interleaving as Walsh encoding. In the encoding scheme implemented for the 4.8 kbps data, whether reverse traffic channel data or access channel data, redundant data is generated. Unlike the reverse traffic channel where the redundant data is eliminated in the transmission, in the access channel all data including redundant data is transmitted. Details on the transmission aspects of frames of access channel data are provided later herein.

Figure 3 illustrates an exemplary implementation of the elements for formatting the data in accordance with Figures 2a - 2h. In Figure 3 data is transmitted from microprocessor 18 (Figure 1) to generator 20. Generator 20 is comprised of data buffer and control logic 60, CRC circuits 62 and 64, and Tail Bit circuit 66. Along with data provided from the



microprocessor a rate command may optionally be provided. Data is transferred for each 20 msec frame from the microprocessor to logic 60 where temporarily stored. For each frame, logic 60 may for each frame count the number of bits transmitted from the microprocessor, or in the alternative use the rate command and a count of the clock cycles in formatting a frame of data.

Each frame of the traffic channel includes a frame quality indicator. For the 9.6 kbps and 4.8 kbps transmission rates, the frame quality indicator is the CRC. For the 2.4 kbps and 1.2 kbps transmission rates, the frame quality indicator is implied, in that no extra frame quality bits are transmitted. The frame quality indicator supports two functions at the receiver. The first function is to determine the transmission rate of the frame, while the second function is to determine whether the frame is in error. At the receiver these determinations are made by a combination of the decoder information and the CRC checks.

For the 9.6 kbps and 4.8 kbps rates, the frame quality indicator (CRC) is calculated on all bits within the frame, except the frame quality indicator (CRC) itself and the Encoder Tail Bits. Logic 60 provides the 9.6 kbps and 4.8 kbps rate data respectively to CRC circuits 62 and 64. Circuits 62 and 64 are typically constructed as a sequence of shift registers, modulo-2 adders (typically exclusive-OR gates) and switches as illustrated.

The 9.6 kbps transmission rate data uses a 12-bit frame quality indicator (CRC), which is be transmitted within the 192-bit long frame as discussed with reference to Figures 2a - 2e. As illustrated in Figure 3 for CRC circuit 62, the generator polynomial for the 9.6 kbps rate is as follows:

$$g(x) = x^{12} + x^{11} + x^{10} + x^{9} + x^{8} + x^{4} + x + 1.$$
 (1)

The 4.8 kbps transmission rate data uses an 8-bit CRC, which is transmitted within the 96-bit long frame as discussed with reference to Figure 2f. As illustrated in Figure 3 for CRC circuit 64, the generator polynomial for the 4.8 kbps rate is as follows:

$$g(x) = x^{8} + x^{7} + x^{4} + x^{3} + x + 1.$$
 (2)

Initially, all shift register elements of circuits 62 and 64 are set to logical one ('1') by an initialization signal from logic 60. Furthermore logic 60 set the switches of circuits 62 and 64 in the up position.

For 9.6 kbps rate data, the registers of circuit 62 are then clocked 172 times for the 172 bits in the sequence of primary traffic, secondary traffic or signaling bits or a mixture thereof along with the corresponding mode/format indicator bits as input to circuit 62. After 172 bits are clocked through circuit 62, logic 60 then sets the switches of circuit 62 in the down position with the registers of circuit 62 then being clocked an additional 12 times. As a result of the 12 additional clockings of circuit 62, 12 additional output bits are generated which are the CRC bits. The CRC bits, in the order calculated, are appended to the end of the 172 bits as output from circuit 62. It should be noted that the 172 bits output from logic 60 which pass through circuit 62 are undisturbed by the computation of the CRC bits and are thus output from circuit 62 in the same order and at the same value at which they entered.

For 9.6 kbps rate data bits are input to circuit 64 from logic 60 in the following order. For the case of primary traffic only, the bits are input to circuit 64 from logic 60 in the order of the single mixed mode (MM) bit followed by the 171 primary traffic bits. For the case of "dim and burst" with primary and signaling traffic, the bits are input to circuit 64 from logic 60 in the order of the single MM bit, a single burst format (BF) bit, a traffic type (TT) bit, a pair of traffic mode (TM) bits, 80 primary traffic bits, a start of message (SOM) bit, and 86 signaling traffic bits. For the case of "dim and burst" with primary and secondary traffic, the bits are input to circuit 64 from logic 60 in the order of the single MM bit, the single BF bit, the TT bit, the pair of TM bits, 80 primary traffic bits and 87 signaling traffic bits. For the case of "blank and burst" data format with signaling traffic only, the bits are input to circuit 64 from logic 60 in the order of the single MM bit, the single BF bit, the TT bit, the SOM bit and 168 signaling traffic bits. For the case of "blank and burst" data format with secondary traffic only, the bits are input to circuit 64 from logic 60 in the order of the single MM bit, the single BF bit, the TT bit and 169 signaling traffic bits.

Similarly for 4.8 kbps rate data, the registers of circuit 64 are clocked 80 times for the 80 bits of primary traffic data, or for the 80 bits of access channel data, as input to circuit 64 from logic 60. After the 80 bits are clocked through circuit 64, logic 60 then sets the switches of circuit 64 in the down position with the registers of circuit 64 then being clocked an additional 8 times. As a result of the 12 additional clockings of circuit 62, 12 additional output bits are generated which are the CRC bits. The CRC bits, in the order calculated, are again appended to the end of the 80 bits as output from circuit 64. It should again be noted that the 80 bits output from logic 60 which pass through circuit 64 are undisturbed by the computation of the CRC bits and are thus output from circuit 64 in the same order and at the same value at which they entered.


The bits output from either of circuits 62 and 64 are provided to switch 66 which is under the control of logic 60. Also input to switch 66 are the 40 and 16 bits of primary traffic data output from logic 60 for 2.4 kbps and 1.2 kbps data frames. Switch 66 selects between providing an output of the input data (up position) and tail bits at a logical zero ('0') value (down position). Switch 66 is normally set in the up position to permit data from logic 60, and from circuits 62 and

20

15

25

55





64 if present, to be output from generator 20 to encoder 22 (Figure 1). For the 9.6 kbps and 4.8 kbps frame data, after the CRC bits are docked through switch 66, logic 60 sets the switch to the down position for 8 clock cycles so as to generate 8 all zero tail bits. Thus for 9.6 kbps and 4.8 kbps data frames, the data as output to the encoder for the frame includes appended after the CRC bits, the 8 tail bits. Similarly for the 2.4 kbps and 1.2 kbps frame data, after the primary traffic bits are clocked from logic 60 through switch 66, logic 60 sets the switch to the down position for 8 clock cycles so as to again generate 8 all zero tail bits. Thus for 2.4 kbps and 1.2 kbps data frames, the data as output to the encoder for the frame includes appended after the primary traffic bits, the 8 tail bits.

Figures 4a - 4e illustrate in a series of flow charts the operation of microprocessor 18, and generator 20 in assembling the data into the disclosed frame format. It should be noted that various schemes may be implemented for giving the various traffic types and rates priority for transmission. In an exemplary implementation, when a signaling traffic message is to be sent when there is vocoder data present a "dim and burst" format may be selected. Microprocessor 18 may generate a command to vocoder 18 for the vocoder to encode speech sample frames at the half rate, regardless of the rate at which the vocoder would normally encode the sample frame. Microprocessor 18 then assembles the half rate vocoder data with the signaling traffic into the 9.6 kbps frame as illustrated in Figure 2b. In this case, a limit may be place on the number of speech frames encoded at the half rate to avoid degradation in the speech quality. In the alternative, microprocessor 18 may wait until a half rate frame of vocoder data is received before assembling the data into the "dim and burst" format. In this case, in order to ensure timely transmission of the signaling data, a maximum limit on the number of consecutive frames at other than half rate may be imposed before a command is sent to the vocoder to encode at half rate. Secondary traffic may be transferred in the "dim and burst" format (Figure 2c) in a similar manner.

Similar is the case for the "blank and burst" data formats as illustrated in Figures 2d - 2d. The vocoder may be commanded to not encode the frame of speech samples or the vocoder data is ignored by the microprocessor in constructing the data frame. Prioritizing between generating frame formats of primary traffic of various rate, "dim and burst" traffic, and "blank and burst" traffic is open to many possibilities.

Referring back to Figure 1, 20 msec. frames of 9.6 kbps, 4.8 kbps, 2.4 kbps and 1.2 kbps data are thus output from generator 20 to encoder 22. In the exemplary embodiment encoder 22 is a preferably a convolutional encoder, a type of encoder well known in the art. Encoder 22 preferably encodes the data using a rate 1/3, constraint length k = 9 convolutional code. As an example encoder 22 is constructed with generator functions of $g_0 = 557$ (octal), $g_1 = 663$ (octal) and $g_2 = 711$ (octal). As is well known in the art, convolutional encoding involves the modulo-2 addition of selected taps of a serially time-shifted delayed data sequence. The length of the data sequence delay is equal to k-1, where k is the code constraint length. Since in the preferred embodiment a rate 1/3 code is used, three code symbols, the code symbols (c_0), (c_1) and (c_2), are generated for each data bit input to the encoder. The code symbols (c_0), (c_1) and (c_2) are respectively generated by the generator functions g_0 , g_1 and g_2 . The code symbols are output from encoder 22 to block interleaver 24. The output code symbols are provided to interleaver 24 in the order of the code symbol (c_0) being first, the code symbol (c_1) being second and the code symbol (c_2) being last. The state of the encoder 22, upon initialization, is the all-zero state. Furthermore the use of tail bits at the end of each frame provides a resetting of encoder 22 to an all-zero state.

The symbols output from encoder 22 are provided to block interleaver 24 which under the control of microprocessor 18 provides a code symbol repetition. Using a conventional random access memory (RAM) with the symbols stored therein as addressed by microprocessor 18, code symbols may be stored in a manner to achieve a code symbol repetition rate that varies with the data channel.

Code symbols are not be repeated for the 9.6 kbps data rate. Each code symbol at the 4.8 kbps data rate is repeated 1 time, i.e. each symbol occurs 2 times. Each code symbol at the 2.4 kbps data rate is repeated 3 times, i.e. each symbol occurs 4 times. Each code symbol at the 1.2 kbps data rate is repeated 7 times, i.e. each symbol occurs 8 times. For all data rates (9.6, 4.8, 2.4 and 1.2 kbps), the code repetition results in a constant code symbol rate of 28,800 code symbols per second for the data as output from interleaver 24. On the reverse traffic channel the repeated code symbols are not transmitted multiple times with all but one of the code symbol repetitions deleted prior to actual transmission due to the variable transmission duty cycle as discussed in further detail below. It should be understood that the use of code symbol repetition as an expedient method for describing the operation of the interleaver and a data burst randomizer as discussed again in further detail below. It should be further understood that implementations other than those that use code symbol repetition may be readily devised that achieve the same result and remain within the teaching of the present invention.

All code symbols to be transmitted on the reverse traffic channel and the access channel are interleaved prior to modulation and transmission. Block interleaver 24, constructed as is well known in the art, provides an output of the code symbols over a time period spanning 20 msec. The interleaver structure is typically a rectangular array with 32 rows and 18 columns, i.e. 576 cells. Code symbols are written into the interleaver by columns, with repetition for data at the 9.6, 4.8, 2.4 and 1.2 kbps rate, so as to completely fill the 32 × 18 matrix. Figures 5a - 5d illustrate the ordering of write operations of repeated code symbols into the interleaver array for transmission data rates of 9.6, 4.8, 2.4 and 1.2 kbps, respectively.



Reverse traffic channel code symbols are output from the interleaver by rows. Microprocessor 18 also controls the addressing of the interleaver memory for outputting the symbols in the appropriate order. The interleaver rows are preferably output in the following order:

5 At 9.6 kbps:

10

20

25

40

50

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

At 4.8 kbps:

1 3 2 4 5 7 6 8 9 11 10 12 13 15 14 16 17 19 18 20 21 23 22 24 25 27 26 28 29 31 30 32

At 2.4 kbps:

5 1 5 2 6 3 7 4 8 9 13 10 14 11 15 12 16 17 21 18 22 19 23 20 24 25 29 26 30 27 31 28 32

At 1.2 kbps:

1 9 2 10 3 11 4 12 5 13 6 14 7 15 8 16 17 25 18 26 19 27 20 28 21 29 22 30 23 31 24 32.

Access channel code symbols are also output from interleaver 24 by rows. Microprocessor 18 again controls the addressing of the interleaver memory for outputting the symbols in the appropriate order. The interleaver rows are output in the following order at the 4.8 kbps rate for the access channel code symbols:

1 17 9 25 5 21 13 29 3 19 11 27 7 23 15 31 2 18 10 26 6 22 14 30 4 20 12 28 8 24 16 32.

It should be noted that other encoding rates, such as a rate 1/2 convolutional code used on the forward transmission channel, along with various other symbol interleaving formats may be readily devised using the basic teaching of the present invention

Referring again to Figure 1, the interleaved code symbols are output from interleaver 24 to modulator 26. In the preferred embodiment modulation for the Reverse CDMA Channel uses 64-ary orthogonal signaling. That is, one of 64 possible modulation symbols is transmitted for each six code symbols. The 64-ary modulation symbol is one of 64 orthogonal waveforms generated preferably using Walsh functions. These modulation symbols are given in Figures 6a - 6c and are numbered 0 through 63 The modulation symbols are selected according to the following formula:

Modulation symbol number =
$$c_0 + 2_{c1} + 4_{c2} + 8_{c3} + 16_{c4} + 32_{c5}$$
 (3)

where c_5 shall represent the last or most recent and c_0 the first or oldest binary valued ('0' and '1') code symbol of each group of six code symbols that form a modulation symbol. The period of time required to transmit a single modulation symbol is referred to as a "Walsh symbol" interval and is approximately equal to 208.333 μ s. The period of time associated with one-sixty-fourth of the modulation symbol is referred to as a "Walsh chip" and is approximately equal to 3.2552083333... μ s.

Each modulation or Walsh symbol is output from modulator 26 to one input of a modulo-2 adder, exclusive-OR gate 28. The Walsh symbols are output from modulator at a 4800 sps rate which corresponds to a Walsh chip rate of 307.2 kcps. The other input to gate 28 is provided from long code generator 30 which generates a masked pseudonoise (PN) code, referred to as the long code sequence, in cooperation with mask circuit 32. The long code sequence provided from generator 30 is at a chip rate rate four times the Walsh chip rate of modulator 26, i.e. a PN chip rate 1.2288 Mcps. Gate 28 combines the two input signals to provide an output of data at the chip rate of 1.2288 Mcps.


The long code sequence is a time shift of a sequence of length 2⁴²-1 chips and is generated by a linear generator well known in the art using the following polynomial:

$$p(x) = x^{42} + x^{35} + x^{33} + x^{31} + x^{27} + x^{26} + x^{25} + x^{22} + x^{21} + x^{19}$$

$$+ x^{18} + x^{17} + x^{16} + x^{10} + x^{7} + x^{6} + x^{5} + x^{3} + x^{2} + x^{1} + 1$$
(4)

Figure 7 illustrates generator 30 in further detail. Generator 30 is comprised of a sequence generator section 70 and a masking section 72. Section 70 is comprised of a sequence of shift registers and modulo-2 adders (typically exclusive-OR gates) coupled together to generate a 42-bit code according to equation 4. The long code is then generated by masking the 42-bit state variables output from section 70 with a 42-bit wide mask provided from mask circuit 32.

Section 72 is comprised of a series of input AND gates $74_1 - 74_{42}$ having one input for receiving a respective mask bit of the 42-bit wide mask. The other input of each of AND gates $74_1 - 74_{42}$ receives the output from a corresponding







shift register in section 70. The output of AND gates 74₁ - 74₄₂ are modulo-2 added by adder 76 to form a single bit output for each 1.2288 MHz clocking of the shift registers of section 70. Adder 76 is typically constructed as a cascaded arrangement of exclusive-OR gates as is well known in the art. Therefore, the actual output PN sequence is generated by the modulo-2 addition of all 42 masked output bits of sequence generator 70 as shown in Figure 7.

The mask used for the PN spreading shall vary depending on the channel type on which the mobile station is communicating. Referring to Figure 1, an intialization information is provided from microprocessor 18 to generator 30 and circuit 32. Generator 30 is responsive to the initialization information for initialization of the circuitry. Mask 32 is also responsive to the initialization information, which indicates the mask type to be provided, to output a 42-bit mask. As such, mask circuit 32 may be configured as a memory which contains a mask for each communication channel type. Figures 8a - 8c provide an exemplary definition of the masking bits for each channel type.

Specifically, when communicating on the Access Channel, the mask is defined as illustrated in Figure 8a. In the Access Channel mask, mask bits M_{24} through M_{41} are set to '1'; mask bits M_{19} through M_{23} are set to the chosen Access Channel number; mask bits M_{16} through M_{18} are set to the code channel for the associated Paging Channel, i.e, the range typically being 1 through 7; mask bits M_{9} through M_{15} are set to the registration zone; for the current base station; and mask bits M_{9} through M_{8} are set to the pilot PN value for the current CDMA Channel.

When communicating on the Reverse Traffic Channel, the mask is defined as illustrated in Figure 8b. The mobile station uses one of two long codes unique to that mobile station: a public long code unique to the mobile station's electronic serial number (ESN); and a private long code unique for each mobile identification number (MIN) which is typically the telephone number of the mobile station. In the public long code the mask bits M_{32} through M_{41} are set to '0,' and the mask bits M_0 through M_{31} are set to the mobile station ESN value.

It is further envisioned that a private long code may be implemented as illustrated in Figure 8c. The private long code will provide additional security in that it will only be known to the base station and the mobile station. The private long code will not be transmitted in the clear over the transmission medium. In the private long code the mask bit M_{40} through M_{41} are set to '0' and '1' respectively; while mask bits M_0 through M_{39} may be set to according to a predetermined assignment scheme.

Referring back to Figure 1 the output of gate 28 is respectively provided as one input to each one of a pair of modulo-2 adders, exclusive-OR gates 34 and 36. The other input to each of gates 34 and 36 are second and third PN sequences are I and Q channel "short codes" respectively generated by I and Q Channel PN generators 38 and 40. The Reverse Access Channel and Reverse Traffic Channel is therefore OQPSK spread prior to actual transmission. This offset quadrature spreading on the Reverse Channel uses the same I and Q PN codes as the Forward Channel I and Q pilot PN codes. The I and Q PN codes generated by generators 38 and 40 are of length 2¹⁵ and are preferably the zero-time offset codes with respect to the Forward Channel. For purposes of further understanding, on the Forward Channel a pilot signal is generated for each base station. Each base station pilot channel signal is spread by the I and Q PN codes as just mentioned. Base station I and Q PN codes are offset from one another, by a shifting of the code sequence, so as to provide distinction between base station transmission. The generating functions for the I and Q short PN codes shall be as follows:

$$P_1(x) = x^{15} + x^{13} + x^9 + x^8 + x^7 + x^5 + 1$$
 (5)

40 and

20

25

$$P_{Q}(x) = x^{15} + x^{12} + x^{11} + x^{10} + x^{6} + x^{5} + x^{4} + x^{3} + 1.$$
 (6)

Generators 38 and 40 may be constructed as is well known in the art so as to provide an output sequence in accordance with equations (5) and (6).

The I and Q waveforms are respectively output from gates 34 and 36 where respectively provided as inputs to finite impulse response (FIR) filters 42 and 44. FIR filters 42 and 44 are digital filters which bandlimit the resulting I and Q waveforms. These digital filters shape the I and Q waveforms such that the resulting spectrum is contained within a given spectral mask. The digital filters preferably have the impulse response shown in the following Table II:

15

20

25

55

TABLE II

h(0) =	-0.02204953170628	= h(46)	h(12) =	0.03881898337058	= h(34)
h(1) =	-0.01997721494122	= h(45)	h(13) =	0.10411392223653	= h(33)
h(2) =	-0.00905191683798	= h(44)	h(14) =	0.11268193747141	= h(32)
h(3) =	0.02005789896688	= h(43)	h(15) =	0.04184165339577	= h(31)
h(4) =	0.05926358628876	= h(42)	h(16) =	-0.08271278252498	= h(30)
h(5) =	0.09021366056377	= h(41)	h(17) =	-0.18998156787345	= h(29)
h(6) =	0.09304356333555	= h(40)	h(18) =	-0.19486048259840	= h(28)
h(7) =	0.05917668051274	= h(39)	h(19) =	-0.04343248005925	= h(27)
h(8) =	0.00032251394639	= h(38)	h(20) =	0.25121616493295	= h(26)
h(9) =	-0.05381152911745	= h(37)	h(21) =	0.60403450701992	= h(25)
h(10) =	-0.07036222587323	= h(36)	h(22) =	0.89017616954958	= h(24)
h(11) =	-0.03405975708422	= h(35)	h(23) =	1	= h(23)

Filters 42 and 44 may be constructed according to well known digital filter techniques and preferably provide a frequency response as illustrated in Figure 9.

The binary '0' and '1' inputs to digital filters 42 and 44, generated by the PN spreading functions, are mapped into +1 and -1, respectively. The sampling frequency of the digital filter is 4.9152 MHz = 4×1.2288 MHz. An additional binary '0' and '1' input sequence synchronous with the I and Q digital waveforms shall be provided to each of digital filters 42 and 44. This particular sequence, referred to as a masking sequence, is the output generated by a data burst randomizer. The masking sequence multiplies the I and Q binary waveforms to produce a ternary (-1, 0, and +1) input to the digital filters 42 and 44.

As discussed previously the data rate for transmission on the Reverse Traffic Channel is at one of the rates of equal 9.6, 4.8, 2.4, or 1.2 kbps and varies on a frame-by-frame basis. Since the frames are of a fixed 20 ms length for both the Access Channel and the Reverse Traffic Channel, the number of information bits per frame shall be 192, 96, 48, or 24 for transmission at data rates of 9.6, 4.8, 2.4, or 1.2 kbps, respectively. As described previously, the information is encoded using a rate 1/3 convolutional encoder and then the code symbols shall be repeated by a factor of 1, 2, 4, or 8 for a data rate of 9.6, 4.8, 2.4, or 1.2 kbps, respectively. The resulting repetition code symbol rate is thus fixed at 28,800 symbols per second (sps). This 28,800 sps stream is block interleaved as previously described.

Prior to transmission, the Reverse Traffic Channel interleaver output stream is gated with a time filter that allows transmission of certain interleaver output symbols and deletion of others. The duty cycle of the transmission gate thus varies with the transmit data rate. When the transmit data rate is 9.6 kbps, the transmission gate allows all interleaver output symbols to be transmitted. When the transmit data rate is 4.8 kbps, the transmission gate allows one-half of the interleaver output symbols to be transmitted, and so forth. The gating process operates by dividing the 20 msec frame into 16 equal length (i.e., 1.25 ms) periods, called power control groups. Certain power control groups are gated on (i.e., transmitted), while other groups are gated off (i.e., not transmitted).

The assignment of gated-on and gated-off groups is referred to as a data burst randomizer function. The gated-on power control groups are pseudo-randomized in their positions within the frame so that the actual traffic load on the Reverse CDMA Channel is averaged, assuming a random distribution of the frames for each duty cycle. The gated-on power control groups are such that every code symbol input to the repetition process shall be transmitted once without repetition. During the gated-off periods, the mobile station does not transmit energy, thus reducing the interference to other mobile stations operating on the same Reverse CDMA Channel. This symbol gating occurs prior to transmission filtering.

The transmission gating process is not used when the mobile station transmits on the Access Channel. When transmitting on the Access Channel, the code symbols are repeated once (each symbol occurs twice) prior to transmission

In the implementation of the data burst randomizer function, data burst randomizer logic 46 generates a masking stream of 0's and 1's that randomly mask out the redundant data generated by the code repetition. The masking stream pattern is determined by the frame data rate and by a block of 14 bits taken from the long code sequence generated by generator 30. These mask bits are synchronized with the data flow and the data is selectively masked by these bits through the operation of the digital filters 42 and 44. Within logic 46 the 1.2288 MHz long code sequence output from

generator 30 is input to a 14-bit shift register, which is shifted at a 1.2288 MHz rate. The contents of this shift register are loaded into a 14-bit latch exactly one power control group (1.25 ms) before each Reverse Traffic Channel frame boundary. Logic 46 uses this data along with the rate input from microprocessor 18, to determine, according to a predetermined algorithm, the particular power control group(s) in which the data is to be allowed to pass through filters 42 and 46 for transmission. Logic 46 thus outputs for each power control group a '1' or '0' for the entire power control group depending on whether the data is to be filtered out ('0') or passed through ('1'). At the corresponding receiver, which also uses the same long code sequence and a corresponding rate determined for the frame, determines the appropriate power control group(s) in which the data is present.

The I channel data output from filter 42 is provided directly to a digital to analog (D/A) converter and anti-aliasing filter circuit 50. The Q channel data however is output from filter 44 to a delay element 48 which a one-half PN chip time delay (406.9 nsec) in the Q channel data. The Q channel data is output from delay element 48 to digital to analog (D/A) converter and anti-aliasing filter circuit 52. Circuits 50 and 52 convert the digital data to analog form and filter the analog signal. The signals output from circuits 50 and 52 are provided to Offset Quadrature Phase Shift Key (OQPSK) modulator 54 where modulated and output to RF transmitter circuit 56. Circuit 56 amplifies, filters and frequency upconverts the signal for transmission. The signal is output from circuitry 56 to antenna 58 for communication to the base station via transmitter 100.

It should be understood that the exemplary embodiment of the present invention discusses the formatting of data for modulation and transission with respect to a mobile station. It should be understood that the data formatting is the same for a cell base station, however the modulation may be different.

Claims

- 1. A communication system in which transmission takes place according to a format which permits different types of data to be combined and transmitted within a single transmission, characterized in that the communication system transmits variable length frames of data in packets, and in that a data combining and transmission sub-system (14, 16, 18, 20) is provided so that when a frame of data of said variable length frames of data does not require a complete packet for transmission, the data combining sub-system combines said frame of data with additional data to provide a complete packet, said data combining sub-system comprising input means for receiving said frame of data and additional data and for combining said frame of data and said additional data to provide said complete packet responsive to a control signal, and control means for providing said control signal.
- 2. A communication system according to Claim 1 wherein said control means (18) is responsive to a data rate signal.
- 3. A communication system according to Claim 1 wherein said frame of data comprises speech data and said additional data comprises signalling data.
 - A communication system according to Claim 1 wherein said frame of data comprises speech data and said additional data comprises secondary traffic data.
- 40 5. A communication system according to any one of Claims 1 to 4 wherein said transmission packet further comprises at least one overhead bit (TT) indicative of a type of said additional data.
 - 6. A communication system according to any of Claims 1 to 5 which is a digital communication system.
- 45 7. A communication system according to any of Claims 1 to 5 which is a spread spectrum communications system.
 - 8. A communication system according to any of the preceding claims in which the input means and control means of said sub-system comprise:
 - variable rate vocoder means (16) for receiving samples of speech data, encoding said speech samples to provide coded speech data at a data rate of a plurality of data rates;
 - processor means (18) for receiving said coded speech data and additional data, and when said speech data is provided at a rate less than a predetermined maximum, combining said coded speech data with said additional data to provide a packet of data.
- 9. A method for use in a communication system for transmitting data of a first type and data of a second type in packets having a data capacity including the steps of receiving said data of said first type and said data of said second type characterized in that when said data of said first type does not use all of said data capacity in a data packet, the excess capacity in said data packet is used by combining data of said second type with said data of said first type to provide said packet.

20


30

35

25


50


.





- 10. The method of Claim 9 wherein said data of said first type comprises coded speech data and said data of said second type comprises signaling data.
- 11. The method of Claim 10 wherein said data of said first type comprises coded speech data and said data of said second type comprises secondary traffic data.
- 12. The method of any of Claims 9 to 11 when used in a digital communication system.


13. The method of any of Claims 9 to 11 when used in a spread spectrum communications system, the combined data being transmitted in accordance with a spread spectrum modulation format.























FIG. 4e

1	33	65	97	129	161	193	225	257	289	321	353	385	417	449	4 21	512	545
2	34	66	98	130	162	194	226	258	290	322	354	386	412	450	487	514	546
3	35	67	99	131	163	195	227	259	291	323	355	387	419	451		515	
4	36	68		132	164		228	260	292	324	356	388	420	452	484		
5	37	69		133	165	197	229	261	293	325	357	389	421	453	485	517	549
6	38	70	102	134	166	198	230	262	294	326	358	390	422	454	486	518	
7	39	71	103	135	167	199	231	263	295	327	359	391	423	455	487	519	551
8	40	72		136	168		232	264	296	328	360	392	424	456	488		552
9	41	73		137	169	201	233	265		329	361			457		521	553
10	42	74		138	170	202	234	266	298	330	362	394	426	458	490	522	554
11	43	75		139	171	203	235	267	299	331	363	395	427	459	491	523	555
12	44	76		140	172	204	236	268	300	332	364	396	428	460	492	524	
13	45	77		141			237		301		365			461		525	557
14	46	78		142	174		238	270	302	334	366	398	430	462	494	526	<i>5</i> 58
15	47	79		143			239	271	303	335				463		527	559
16 17	48 49	80 81		144	176		240	272	304	336				464			560
18	50	82		145 146	177 178		241	2/3	305	337	369	401	433	465	497		561
19	51	83		147	179	210	242	214	300	338	370	402	434	466	498	530	562
20	52	84		148		211	243 244	213	307	339	3/1	403	435	467	499	531	563
21	53	85	117		181	212	245	277	300	340	3/2	404	430	468			
22	54	86		150	182					341							565
23	55	87		151	183	214	240	270	210	342	3/4	400	438	470	502	534	
24	56	88		152	184		248	219	317	343	3/3	407	439	471	503	535	567
25	57	89		153	185	217	249	200	312	345	377	400	440	472		536	568
26	58	90		154	186		250	282	314	345	378	409	441	474	505	537 538	569 570
27	59	91		155	187	219	251	283	315	347	379	411	443	475	507		571
28	60	92		156	188	220			316	348	380	417	444	476	508	540	572
29	61	93	125	157	189		253							477		-	573
30	62	94		158	190			286	318	350	383	414	445	478	510	542	574
31	63	95		159	191	223	255	287	319	351	383	415	447	479	511	543	575
32	64	96	128	160	192			288	320	352	384	416	448	480	512	544	576
												•				J . T	2,0

1 1 2 2 3	17 17 18 18 19	33 33 34 34 35	49 49 50 50	65 65 66 66 67	81 81 82 82 83	97 97 98 98 99	113 114 114 115	129 130 130 131	145 146 146 147	161 162 162 163	177 178 178 179	194 194 195	209 : 210 : 210 : 211 :	225 226 226 227	241 242 242 242 243	257	273 273 274 274 274 275
3	19 20	35 36	51 52	67 68	83 84	99 100	115 116	132	148	163 164	180			228	244		275 276
4	20 21	36 37	52 53	68 69	84 85	100 101	116 117		148 149	164 165		196 197	212 213		244 245	260 261	276 277
5	21	37	53	69	85	101	117		149	165		197	213			261	277
6	22	38	54	7 0	86				150	166	182	198	214		246		278
6	22 23	38 39	54 55	70 71	86 87	102 103	118			166 167	182 183	198 199	214		246	262	278 279
7	23	39	55	71	87	103	119 119					199			247 247		279
8	24	40	56	72	88		120	136	152	168	184	200	216	232	248	264	280
8	24	40	56	72	88	104		-	152			200			248		280
9	25	41	57 57	73	89	105			153	169		201	217		249	265	281
10	25 26	41 42	57 58	73 74	89 90	105 106	121 122	137 138	153 154	169 170	185 186	201 202	217 218	233 234	249 250	265 266	281 282
10	26	42	58	74	90		122	138	154	170	186	202	218	234	250	266	282
11 11	27 27	43	59	75 75	91				155			203		235		267	283
12	28	44	59 60	75 76	91 92	107 108		139 140				203 204		235	251 252	267	283 284
12	28	44	60	76	92	108		140		172		204			252		284
13	29	45	61	77	93	109	125			173	189			237			285
13	29	45	61	77	93	109		141		173	189			237			285
14 14	30 30	46 46	62 62	78 78	94 94	110 110			: 158 : 158		190	206 206		238 238	254 254		286 286
13	31	47	63	79 79	95	111		143				207			255		287
15	31	47	63	79	95	111	127		159	175	191	207	223	239		271	287
16 16	32 32	48 48	64 64	80 80	96 96	112 112		144 144	160 160			208 208		240 240	256 256		288 288

1 1 1 1 1 2 2 2 2 2 3 3 3 4	9 9 9 10 10 10 11 11 11 11	17 17 17 17 18 18 18 19 19 19	25 25 25 26 26 26 27 27 27 27 28	33 33 33 34 34 34 35 35 35 35	41 41 41 42 42 42 43 43 43 44	49 49 49 50 50 50 51 51 51 51	57 57 57 57 58 58 58 58 59 59 59 59	65 65 65 66 66 66 67 67 67 67	73 73 73 74 74 74 75 75 75 75	81 81 81 82 82 82 83 83 83 83 84	89 89 89 90 90 90 91 91 91 91	97 97 98 98 98 98 99 99	105 105 105 106 106 106	113 113 113 114 114 114 115 115 115 115	121 121 121 122 122 122 123 123 123 123	129 129 130 130 130 131 131 131	137 137 137 138 138 138 138 139 139 139
4	12 12	20 20	28 28	36 36	44 44	52 52	60	68 68	76 76	84 84	92 92	100	108	116 116	124	132	140
5 5	13 13	21 21	29 29	37 37	45 45	53 53	61 61	69 69	77 77	85 85	93 93		109 109		125 125		141 141
5	13	21	29	37	45	53	61	69	77	85	93		109	117			141
5 6	13 14	21 22	29 30	37 38	45 46	53 54	61 62	69 70	77 78	85 86	93 94		109 110	117	125		141
6	14	22	30	38	46	54	62	70	78 78	86	94		110		126		
Ğ	14	22	30	38	46	54	62	70	78	86	94		110				142
6	14	22	.30	38	46	54	62	70	78	86	94		110	118	126	134	142
7	15	23	31	39	47	55	63	71	79	87	95		111				143
7	15	23.	31	39	47	55	63	71	79	87	95		111		127		
7	15 15	23 23	31 31	39 39	47 47	55 55	63 63	71 71	79 79	87 87	95 95	103	111 111		127		143 143
8	16	24	32	40	48	56	64	72	80	88	96		112				144
8	16	24	32	40	48	56	64	72	80	88	96		112				144
8	16	24	32	40	48	56	64	72	80	88	96	104	112	120	128	136	144
8	16	24	32	40	48	56	64	72	80	88	96	104	112	120	128	136	144

FIG. 5c

1 5 5 5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6
999999990100 10010010111111111111111111
13 13 13 13 13 13 14 14 14 14 14 15 15 15 16 16 16 16 16
17 17 17 17 17 17 17 17 18 18 18 18 18 19 19 19 19 19 20 20 20 20 20 20 20 20 20 20 20 20 20
21 21 21 21 21 21 22 22 22 22 22 22 22 2
25 25 25 25 25 26 26 26 26 26 26 27 27 27 27 27 27 28 28 28 28 28 28 28
29 29 29 29 29 29 29 30 30 30 30 31 31 31 31 31 32 32 32 32 32 32 32 32 32 32 32 32 32
33 33 33 33 33 34 34 34 34 35 55 55 55 56 66 66 36 36 36 36 36
3773773738888888889999999940404040404040404040404
41 41 41 41 41 41 41 41 42 42 42 42 42 43 43 43 43 44 44 44 44 44 44 44
45 45 45 45 45 45 45 46 46 46 46 46 47 47 47 47 47 47 47 47 47 47 47 47 47
49 49 49 49 49 49 49 50 50 50 50 50 50 50 51 51 51 51 51 51 51 51 51 51 51 51 51
53 53 53 53 53 53 53 53 53 54 54 54 54 54 55 55 55 55 55 55 55 55
57 57 57 57 57 58 8 8 8 8 8 8 9 9 9 9 9 9 9 9 9 9 9 9
61 61 61 61 62 62 62 62 63 63 63 63 64 64 64 64 64 64 64 64 64 64 64 64 64
65 65 65 65 65 65 65 66 66 66 66 66 66 6
69 69 69 69 69 69 69 69 69 70 70 70 70 71 71 71 71 71 72 72 72 72 72 72 72

FIG. 5d

FIG. 6a

K	88	2	8	5		9	=	010	8	<u></u>	=	9	8	<u>5</u>	8	01	111	2	2 =		3 8	3		8	<u>.</u>		0110	
- 1	_	-	_	_																_					_	_		1
	555	678	8	010	8	011	8	010	8	011	111	101	110	8	111	101		2	3 =			2	8	111	101	110	1001	
	5555	2345	8	0101	8011	0110	1111	1010	1100	1001	8	0101	0011	0110	1111	1010	138				0101	3	18	8	0101	91	0110	
	4455	8901	8	0101	8011	0110	88	0101	0011	0110	0000	0101	0011	0110	8	0101	5	3 5	215		0101	3	1001	1111	1010	1100	1001	122
	4444	4567	8	0101	0011	0110	1111	1010	1100	1001	1111	1010	1100	1001	000	0101		36	28	33	1010	8	0110	1111	1010	138		200
(MBO	4444	0123	0000	0101	011	0110	000	0101	0011	0110	1111	1010	1100	1001	1111	1010	25	3 5	1001	33	010	0011	0110	0000	0101	210	35	21 15
HIN S	3333	6289	0000	0101	0011	0110	1111	1010	1100	1001	000	0101	0011	0110	1111	1010	25	35	1001	33	0101	8	0110	1111	1010	2 2	35	3
P WIT	3333	2345	0000	0101	0011	0110	0000	0101	301	0110		0101	5	0110		3 6			0110	3	0101	8	0110		1000			2
H CHI	2233	8901	0000	0101	0011	0110	1111	1010	1100	1001	1111	1010	252	36			0101	100	0110	1111	1010	1100	1001		200	0101	35	2
WALS	2222	4567	0000	0101	81	0110		0101	213	0110	1112	1010	3 5	35	1101	1111	0101	33	1001	1111	1010	1100	1001	1111	1010	0101	33	3
	2222	0123	0000	0101	0011	0110	1112	1010	100			35			115	1111	0101	91	1001	1111	1010	138	1001		3 5	1010	0011	0110
	1111	6489	0000	0101	911	0110	2	35	55	36				35			010	8	0110	1111	1010	1100	1001	111	1111	0101	1100	<u></u>
	=======================================	2345	000	010	55	110	112	1010	1010	35			0101	33	1001		0101	8	0110	8	0101	5			1111	0101	118	1001
	=	8901																									0011	
		4567	200	35	3 5	3 5		1111		35	1001		0101		0110	1111	1010	118	1001	000	0101	55	3 5	2:		1010	118	1001
		0123		3 5	3 5	3 2	200	3 3	0101	33	0110	33	0101	1100	0110	99	0101	0011	0110	0000	0101	35	3 3	0110	3	0101	0011	0110
			c	> -	۰ ر	7 (٠ ·	4,	ر د	0 1	~ (× •	2	9		2	13	14	15	16	12	10	2 :	5	20	77	22	23


_	<u>.</u>	_
ί	Ć	2
	_	
		٠
(_)
٠	Ξ	
ſ	I	
•	_	

						WALS	HCHI	P WIT	HINS	MBO	اٰ	100	2000	2222	2000
		11	1111	1111	2222	2222	2233	3333	3333	4444	4444	4455	2222	2222	0000
	4567	8901	2345	6819	0123	4567	8901	2345	6289	0123	4567	8901	2345	6789	0123
	_	1111	1111	1111	1111	0000 0000	0000 0000	0000	0000	1111	1111	1111	1111	8	88
		1010	1010	1010	1010	0101	0101	0101	0101	1010	1010	1010	1010	0101	0101
		1100	1100	1100	1100	0011	0011	0011	8011	1100	1100	1100	1100	8011	8
_		1001	1001	1001	1001	0110	0110	0110	0110	1001	1001	1001	1001	0110	0110
. >=		1111	0000	1111	0000	8000	11111	800	1111	1111	000	1111	8	000	1111
\sim	1010	1010	0101	1010	0101	0101	1010	0101	1010	1010	0101	1010	0101	0101	1010
_		1100	0011	1100	0011	0011	1100	0011	1100	1100	0011	1100	0011	8011	1100
\sim		1001	0011	1001	0110	0110	1001	0110	1001	1001	0110	1001	0110	0110	100
ح :			000	0000	000	000	000	1111	1111	1111	1111	1111	11111	1111	11111
5 6		0101	0101	0101	0101	0101	0101	1010	1010	1010	1010	1010	1010	1010	1010
, -	_	911	0011	0011	0011	0011	0011	1100	1100	1100	1100	118	118	118	118
: =		0110	0110	0110	0110	0110	0110	1001	1001	1001	1001	1001	1001	1001	1001
<u>ت</u> ۲	_		1111	0000	1111	000	1111	1111	800	1111	0000	1111	8	1111	8
5		0101	1010	0101	1010	0101	1010	1010	0101	1010	0101	1010	0101	1010	0101
; -		911	138	0011	1100	0011	1100	1100	8011	1100	0011	100	8011	1100	0011
. =		0110	1001	0110	1001	0110	1001	1001	0110	1001	0110	1001	0110	1001	0110
; ≥		1111	1111	0000	0000	1111	1111	1111	1111	800	8	1111	1111	000 0000	900
		1010	1010	0101	0101	1010	1010	1010	1010	0101	0101	1010	1010	0101	0101
> -		1100	123	5	210	118	1100	1100	1100	8	0011	1100	1188	8011	8
	_	35	1001	0110	0110	1001	1001	1001	1001	0110	0110	1001	1001	0110	0110
ج ک		1111			1111	1111	000	1111	000	0000	1111	1111	8	8	1111
5 C	_	1010	010	0101	1010	1010	0101	1010	0101	0101	1010	1010	0101	0101	1010
) -		130	25	0011	130	1100	00	1100	0011	8011	1100	1100	0011	0011	1100
	_	100	212	0110	100	1001	0110	1001	0110	0110	1001	1001	0110	0110	1001
-		1001	3	2112											

XEDZ- LOBXX HOLY

Ç	
V	,
C	
Ī	


		-					VALSE	_	WIIH	INDI					7.7.7	
			=	1111	1111		2222	1, ,	3333	3333	4444	4444	4455	5555	5555	9999
5	102	1567	8001	2345	6789	0123	4567	8901	2345	6849	0123	4567	8901	2345	6789	0123
۶ķ	Sk	٠ ١-	1000	0000			=======================================			11111	1111	1111	0000	0000	0000	0000
5					1010		1010		1010	1010	1010	1010	0101	0101	0101	0101
9	<u> </u>	_	1010				155		122	133	110	13	5	5	911	0011
0	011	_	3	3	300		33		35	35	36	100	121	0110	0110	0110
)110	_	0110	0110	1001					1001				115		1111
_	000		0000	1111	1111		11111	_			1111			1111		1111
, ,			710	1010	1010		1010		1010	0101	1010	0101	0101	1010	1010	0101
	1010				112		132		113	00	1100	0011	0011	118	811	1188
_	2011		3	33	33		3 5			112	1001	0110	0110	S	0110	100
_	0110		0110	1001	1001		1001								1111	1111
_	000	_	1111	1111	1111		9 9								1111	1111
`			1010	1010	1010		1010		1010	1010	0101	0101	010	0101	1010	10101
_	1010								110	113	5	21	001	0011	1100	1188
$\overline{}$	118 118		31	3	3		33					0110	0110	0110	5	1001
	0110		1001	1001	1001		0110		3	1001	2110		2170			
`			1111		1111		0000		1111	000	000]]]]	3	1111	1111	3
_			1111		111		250		1010	010	010	1010	0101	1010	1010	0101
_	1010			1010							55	5	3	13	515	011
_	2011		1188	8	118		3		33	33	3	3 5		35		0110
	110		5	0110	1001		0110		188	0110	0110	1001	2 5	3	3	315
_	7717		1001	2				1								



ACCESS CHANNEL LONG CODE MASK

41	29	28 24	23 21	20 9	8	0
HEADER		ACN	PCN	REG_ZONE	PILOT_PN	
		F	G. 8	3.		


PUBLIC LONG CODE MASK




PRIVATE LONG CODE MASK

41 40	19 FRIVATE LONG CODE MADE	0
HEADER	PRIVATE LONG CODE	

FIG. 8c









(11) EP 0 730 356 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:20.11.1996 Bulletin 1996/47

(51) Int. Cl.6: H04L 1/00

(43) Date of publication A2: 04.09.1996 Bulletin 1996/36

(21) Application number: 96108491.0

(22) Date of filing: 19.01.1993

(84) Designated Contracting States:
AT BE CH DE DK ES FR GB GR IE IT LI LU MC NL
PT SE

(30) Priority: 16.01.1992 US 822164

(62) Application number of the earlier application in accordance with Art. 76 EPC: 93903541.6

(71) Applicant: QUALCOMM INCORPORATED San Diego, California 92121 (US)

(72) Inventors:

 Padovani, Roberto San Diego, CA 92130 (US)

 Tiedemann, Edward, G., Jr. San Diego, CA 92122 (US)

Weaver, Lindsay, A., Jr.
 Boulder, CO 80303 (US)


Butler, Brian, K.
 Solana Beach, CA 92075 (US)

 (74) Representative: O'Sullivan, Gearoid Patrick et al Tomkins & Co.,
 5 Dartmouth Road Dublin 6 (IE)

(54) Communication system and method for transmitting data of different types

(57) The invention relates to a communication system in which transmission takes place according to a format which permits different types of data to be combined and transmitted within a single transmission. The novel feature is that the communication system transmits variable length frames of data in packets, and that a data combining and transmission sub-system (14, 16, 18, 20) is provided so that when a frame of data does not require a complete packet for transmission, the data

combining sub-system combines the frame of data with additional data to provide a complete packet. The data combining sub-system comprises input means for receiving the frame of data and the additional data and for combining the frame of data and the additional data to provide a complete packet responsive to a control signal, and control means for providing the control signal.





EUROPEAN SEARCH REPORT

Application Number EP 96 10 8491

1	DOCUMENTS CONSID	ERED TO BE RELEVAN	T	
Category	Citation of document with ind of relevant pass	ication, where appropriate,	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.CL6)
X	EP-A-0 381 515 (NEC * page 2, column 2, column 3, line 21 *		1-4,9-11	H04L1/00
x	WO-A-88 04496 (PLESS * page 2, line 11 -		1,9	
X	US-A-4 691 314 (BERG * column 5, line 63	INS ET AL.) - column 6, line 17 *	1,9	
A	EP-A-0 189 695 (MOUL	Y MICHEL)	6,7,12,	
	* claim 1 *			
A	US-A-4 852 179 (FETT * column 2, line 5 -	E) line 30 *	8	
				TECHNICAL FIELDS SEARCHED (Int.Cl.6)
	,			H04L H04J H04B
		•		
	The present search report has be			Exeminer
	Place of search THE HAGUE	Date of completion of the search 13 September 19	96 Bi	schof, J-L
Y:pa do A:te O:n	CATEGORY OF CITED DOCUMENT urticularly relevant if came national urticularly relevant if combined with and ocument of the same category chnological background on-written disclosure termediate document	E : earliér patent after the filing ther D : document cite L : document cite	ed in the applicati d for other reason	blished on, or on